TMS320C54CSTPGE

Product Summary

The TMS320C54CSTPGE is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. These processors provide an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of these DSPs is a highly specialized instruction set. Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. These DSPs also include the control mechanisms to manage interrupts, repeated operations, and function calls.

Parametrics

Absolute maximum ratings:(1)Supply voltage I/O range, DVDD: -0.3V to 4.0V; (2)Supply voltage core range, CVDD: -0.3V to 2.0V; (3)Input voltage range: -0.3V to 4.5V; (4)Output voltage range: -0.3V to 4.5V; (5)Operating case temperature range, TC: 0鈩?to 100鈩? (6)Storage temperature range, Tstg: -55鈩?to 150鈩?

Features

Features: (1)On-Chip ROM; (2)40K x 16-Bit On-Chip RAM Composed of Five Blocks of 8K 脳 16-Bit On-Chip Dual-Access Program/Data RAM; (3)CST Software in ROM; (4)Block-Memory-Move Instructions for Better Program and Data Management; (5)Instructions With a 32-Bit Long Word Operand; (6)Instructions With Two- or Three-Operand Reads; (7)Arithmetic Instructions With Parallel Store and Parallel Load; (8)Conditional Store Instructions; (9)Fast Return From Interrupt; (10)On-Chip Peripherals

Diagrams

<IMG border=0 src="http://www.seekic.com/uploadfile/ic-mfg/20126203852422.jpg">